AUTHORS: Tyurin Sergey Feofentovich, Zarubskiy Vladimir Georgievich
Download as PDF
ABSTRACT: The article deals views one of the options to improve the reliability of automatic control systems through the use of the quality of the circuitry complete functional tolerant look-up table (FCTLUT) with the ability to save original function in case of transistor failure. The authors presentthe analysis of the features offered with FCTLUT elements included in the FPGA for high-reliability applications in the case of restrictions on the length of the sequential chain of transistors. The article has the conclusion about the preference of FCTLUT on the probability of fail-safe operation over triple redundancystructures.
KEYWORDS: logic element, FPGA, LUT, transistor, functionally–completetolerant elementlogical (FCTLUT), redundancy, probability of failure, triple redundancy, quadruple redundancy.
REFERENCES:
[1] G. D. Ulman.Computational aspects of VLSI. Transl. from English: А.V. Neiman. Edited by P.P. Parkhomenko. – Moscow: Radio I svyaz, 1990. – 480 p.
[2] Stepchenkov Yu.А., Denisov А.N., Dyachenko Yu.G., Grinfeld F.I., Filimonenko О.P., Morozov N.V., Stepchenkov D.Yu. Library of elements for designing self-synchronous semicustom chips series 5503/5507 and 5508/5509 — Moscow: IPI RAN, 2008. — 296 p.
[3] Gate-array chips.
[Electronic source]. – URL: http://www.asic.ru/index.php?option=com_con tent&view=article&id=52&Itemid=92 (accessed on 27.06.2018).
[4] Gavrilov S.V., Denisov А.N., Konyakhin V.V., Makartzeva М.М. «Kovcheg3.0» CAD systemfor designing FPGA chips series 5503, 5507, 5521 and 5529. – Moscow: 2013. – 295 p.
[5] Denisov А.N., Fomin Yu.P., Konyakhin V.V., Fedorov R.А. Library of functional cells for designing semi-custom chips series 5503 and 5507/ Under general editorship of А.N. Saurov. - Moscow: Tekhnosfera, 2012. – 304 p.
[6] Ugryumov E. P. Digital circuits engineering: educational aid / Е. P. Ugryumov.—SaintPetersburg: BKhV-Peterburg, 2004 .— 518 p.
[7] Tzybin S. FPGA software switching: a glance from inside
[Electronic source]. – URL: http://www.kite.ru/articles/plis/2010_11_56.php (accessed on: 16.12.2018).
[8] Zolotukha R., Komolov D. Stratix III — new FPGA family by Altera
[Electronic source]. – URL: http://kite.ru/assets/files/pdf/2006_12_30.pdf (accessed on 28.05.2019).
[9] Using resources of FPGA Stratix III by Altera in designing microprocessor nuclei
[Electronic source]. – URL: file:///C:/Users/%D0%A2%D1%8E%D1%80 %D0%B8%D0%BD/Desktop/%D0%A6%D1 %8B%D0%B1%D0%B8%D0%BD%2010%2 0%D0%B3%D0%BE%D0%B4.pdf (accessed on:27.05.2019). on: 27.05.2019).
[10] Glebov А.L. SP-BDD model of digital CMOS chips and its application to optimization and modeling.
[Electronic source]. – URL: http://technomag.edu.ru/doc/49908.html (accessed on 28.06.2019).
[11] Composition of FPGA 5529
[Electronic source]. – URL: http://www.asic.ru/index.php?option=com_con tent&view=article&id=52&Itemid=92 (accessed on 16.03.2019).
[12] Kamenskih A.N., Tyurin S.F., Stepchenkov Y.A. THE PROBLEM OF A FAULTTOLERANT SELF-TIMED CIRCUIT ANALYSIS ON SEMI-MODULARITY AND ENERGY-RELIABILITY// Russian Electrical Engineering. – 2015 № 11. P.602-609.
[13] Tuyrin S.F., Gromov О.А., Grekov А.V. Functionally complete tolerant element FPT+ // Scientific and technical reports of SaintPetersburg State Polytechnical University. – 2011. – № 1(115). – P. 24-31.
[14] Tyurin S.F. Cell of static random access memory: patent of the RF №2573226; publ. 20.01.2016, Bul. № 2.
[15] Chekmaryev S.А. Method and system for injection of errors for testing fault-tolerant processors of space apparatuses onboard systems. Reports of Siberian State Airspace University named after Academician М.F. Reshetnev. Issue № 4 (56) / 2014
[Electronic source]. – URL: http://cyberleninka.ru/article/n/sposob-isistema-inektsii-oshibok-dlya-testirovaniyasboeustoychevyh-protsessorov-bortovyhsistem-kosmicheskih-apparatov (accessed on: 16.12.2018).
